Graphs on Manycores Lecture 23

CSCI 4974/6971

1 Dec 2016

1/9

Today's Biz

1. Reminders

- 2. Review
- 3. Graphs on Manycores

Reminders

- Assignment 6: due date Dec 8th
- Final Project Presentation: December 8th
- Project Report: December 11th
 - Intro, Background and Prior Work, Methodology, Experiments, Results
 - Submit as PDF
- Office hours: Tuesday & Wednesday 14:00-16:00 Lally 317
 - Or email me for other availability

Today's Biz

- 1. Reminders
- 2. Review
- 3. Graphs on Manycores

Quick Review

Graphs as Matrices:

- Graph edges \rightarrow adjacency matrix
- Graph algorithms \rightarrow linear algebraic operations
 - BFS $\rightarrow A^T x$ iteratively
- ► Why?
 - Develop abstraction for domain scientists to work with
 - Matrix and vector operations have been highly studied and optimized for all architectures
 - Allow developed algorithms to be machine-independent ("future-proof")

Today's Biz

- 1. Reminders
- 2. Review
- 3. Graphs on Manycores

CUDA Overview Cliff Woolley, NVIDIA

CUDA Overview

Cliff Woolley, NVIDIA Developer Technology Group



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

GPGPU Revolutionizes Computing Latency Processor + Throughput processor



(日) (종) (종) (종)

Low Latency or High Throughput?



CPU

- Optimized for low-latency access to cached data sets
- Control logic for out-of-order and speculative execution



GPU

- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation

<ロト (四) (三) (三) (三) 三

Low Latency or High Throughput?

- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other thread warps



◆□> ◆□> ◆三> ◆三> ● 三 のへで

Processing Flow



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 - のへで

Processing Flow



(日) (部) (注) (注)

æ

Processing Flow



<ロト (四) (三) (三)

æ



GPU ARCHITECTURE



GPU Architecture: Two Main Components

Global memory

- Analogous to RAM in a CPU server
- Accessible by both GPU and CPU
- Currently up to 6 GB
- Bandwidth currently up to 150 GB/s for Quadro and Tesla products
- ECC on/off option for Quadro and Tesla products

Streaming Multiprocessors (SMs)

- Perform the actual computations
- Each SM has its own:
 - Control units, registers, execution pipelines, caches



(日) (종) (종) (종)

GPU Architecture – Fermi: Streaming Multiprocessor (SM)

- 32 CUDA Cores per SM
 - 32 fp32 ops/clock
 - 16 fp64 ops/clock
 - 32 int32 ops/clock
- 2 warp schedulers
 - Up to 1536 threads concurrently
- 4 special-function units
- 64KB shared mem + L1 cache
- 32K 32-bit registers





э

GPU Architecture – Fermi: CUDA Core

- Floating point & Integer unit
 - IEEE 754-2008 floating-point standard
 - Fused multiply-add (FMA) instruction for both single and double precision
- Logic unit
- Move, compare unit
- Branch unit





э

GPU Architecture – Fermi: Memory System

L1

- 16 or 48KB / SM, can be chosen by the program
- Hardware-managed
- Aggregate bandwidth per GPU: 1.03 TB/s

Shared memory

- User-managed scratch-pad
 - Hardware will not evict until threads overwrite
- 16 or 48KB / SM (64KB total is split between Shared and L1)

Aggregate bandwidth per GPU: 1.03 TB/s

GPU Architecture – Fermi: Memory System

- ECC protection:
 - DRAM
 - ECC supported for GDDR5 memory

All major internal memories are ECC protected

◆□> ◆□> ◆三> ◆三> ● 三 のへで

Register file, L1 cache, L2 cache

Overview of Tesla C2050/C2070 GPU

C2050 Specifications	
Processor clock	1.15 GHz
# of CUDA cores	448
Peak floating-point perf	1.03 Tflops (SP)
Memory clock	1.5 GHz
Memory bus width	384 bit
Memory size	3 GB / 6 GB



▲ロト ▲御ト ▲画ト ▲画ト 三国 - のへの

CUDA PROGRAMMING MODEL

< □ > < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□) < (□

Anatomy of a CUDA C/C++ Application

- Serial code executes in a Host (CPU) thread
- Parallel code executes in many Device (GPU) threads across multiple processing elements



<ロト (四) (三) (三) (三) (三)

Compiling CUDA C Applications



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

CUDA C : C with a few keywords

```
void saxpy_serial(int n, float a, float *x, float *y)
£
   for (int i = 0; i < n; ++i)
      y[i] = a*x[i] + y[i];
                                         Standard C Code
// Invoke serial SAXPY kernel
saxpy_serial(n, 2.0, x, y);
ł
   int i = blockIdx.x*blockDim.x + threadIdx.x:
                                           Parallel C Code
   if (i < n) y[i] = a*x[i] + y[i];
}
// Invoke parallel SAXPY kernel with 256 threads/block
int nblocks = (n + 255) / 256;
saxpy_parallel<<<nblocks, 256>>>(n, 2.0, x, y);
```

CUDA C : C with a few keywords

Kernel: function called by the host that executes on the GPU

- Can only access GPU memory
- No variable number of arguments
- No static variables

Functions must be declared with a qualifier:

global___: GPU kernel function launched by CPU, must return void

- __device__ : can be called from GPU functions
- host_____: can be called from CPU functions (default)
- host and device qualifiers can be combined

CUDA Kernels

Parallel portion of application: execute as a kernel

Entire GPU executes kernel, many threads

CUDA threads:

- Lightweight
- Fast switching
- 1000s execute simultaneously

CPU	Host	Executes functions
GPU	Device	Executes kernels

<ロト (四) (三) (三) (三) 三

CUDA Kernels: Parallel Threads

- A kernel is a function executed on the GPU as an array of threads in parallel
- All threads execute the same code, can take different paths
- Each thread has an ID
 - Select input/output data
 - Control decisions



イロト イポト イヨト イヨト



◆ロト ◆母ト ◆ヨト ◆ヨト ● ● のへの



(中) (문) (문) (문) (문)

Threads are grouped into blocks



(日) (四) (三) (三)

э

- Threads are grouped into blocks
- Blocks are grouped into a grid



<ロ> (日) (日) (日) (日) (日)

- Threads are grouped into blocks
- Blocks are grouped into a grid
- A kernel is executed as a grid of blocks of threads





(日) (종) (종) (종)

- Threads are grouped into blocks
- Blocks are grouped into a grid
- A kernel is executed as a grid of blocks of threads

Kernel Execution



- Each thread is executed by a core
- Each block is executed by one SM and does not migrate
- Several concurrent blocks can reside on one SM depending on the blocks' memory requirements and the SM's memory resources
- Each kernel is executed on one device
- Multiple kernels can execute on a device at one time

3

<ロト (四) (三) (三)

Thread blocks allow cooperation

- Threads may need to cooperate:
 - Cooperatively load/store blocks of memory all will use
 - Share results with each other or cooperate to produce a single result
 - Synchronize with each other



(日) (日) (日) (日) (日)

200

Thread blocks allow scalability

- Blocks can execute in any order, concurrently or sequentially
- This independence between blocks gives scalability:
 - A kernel scales across any number of SMs



(日) (日) (日) (日) (日)

3


CUDA MEMORY SYSTEM



- Thread:
 - Registers



・ロト ・日・ ・ヨト ・

臣

- Thread:
 - Registers
 - Local memory



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- Thread:
 - Registers
 - Local memory
- Block of threads:
 - Shared memory



(日) (部) (注) (注)

Э

Memory hierarchy : Shared memory

_shared__ int a[SIZE];

- Allocated per thread block, same lifetime as the block
- Accessible by any thread in the block
- Latency: a few cycles
- High aggregate bandwidth:
 - 14 * 32 * 4 B * 1.15 GHz / 2 = 1.03 TB/s
- Several uses:
 - Sharing data among threads in a block
 - User-managed cache (reducing gmem accesses)



<ロト (四) (三) (三)

3

- Thread:
 - Registers
 - Local memory
- Block of threads:
 - Shared memory
- All blocks:
 - Global memory



Global

(日) (部) (注) (注)

æ

Memory hierarchy : Global memory

- Accessible by all threads of any kernel
- Data lifetime: from allocation to deallocation by host code
 - cudaMalloc (void ** pointer, size_t nbytes)
 - cudaMemset (void * pointer, int value, size_t count)
 - cudaFree (void* pointer)
- Latency: 400-800 cycles
- Bandwidth: 156 GB/s
 - Note: requirement on access pattern to reach peak performance



(日) (周) (王) (王)

3

Kight's Landing (KNL) - Xeon Phi Avinash Sodani, Intel

イロン イロン イヨン イヨン 三日

8/9



Knights Landing (KNL): 2nd Generation Intel® Xeon Phi™ Processor

Avinash Sodani KNL Chief Architect Senior Principal Engineer, Intel Corp.



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR INFLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFERIMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELELICTULA PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR MY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS FEES ANDIANE. DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHIETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MAURACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice.

All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Intel processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Any code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

Performance claims: Software and workloads used in performance tests may have been optimized for performance only on Intel® microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.Intel.com/enformance.

(D) (A) (A)

Intel, Intel Inside, the Intel logo, Centrino, Intel Core, Intel Atom, Pentium, and Ultrabook are trademarks of Intel Corporation in the United States and other countries

Knights Landing: Next Intel[®] Xeon Phi[™] Processor

Intel® Many-Core Processor targeted for HPC and Supercomputing



(Baseline)

(Fabric Integrated)

(PCIe-Card)

Potential future options subject to change without notice.

All timeframes, features, products and dates are preliminary forecasts and subject to change without further notification

Knights Landing Overview





Chip: 36 Tiles interconnected by 2D Mesh Tile: 2 Cores + 2 VPU/core + 1 MB L2

Memory: MCDRAM: 16 GB on-package; High BW DDR4: 6 channels @ 2400 up to 384GB IO: 36 lanes PCIe Gen3. 4 lanes of DMI for chipset Node: 1-Socket only Fabric: Omni-Path on-package (not shown)

Vector Peak Perf: 3+TF DP and 6+TF SP Flops Scalar Perf: ~3x over Knights Corner Streams Triad (GB/s): MCDRAM : 400+; DDR: 90+

Source Inite: Al products, computer systems, datas and figures specified are preliminary based on pureir accessions; as an subject to change which orders. KU, data are painnings based on current expectations and as subject to change without notes. I Binary Compatible with Intel Xeon processors using Hassel Instrument Southermain (SX). Planokeith numbers are based on STREAMARE memory access pattern who in the control and another the pattern in system and and an anothermal Initial and an advantation and a subject control and anothermatic pattern in system.

(日) (日) (日) (日) (日)

э

KNL Tile: ^{2 Cores, each with 2 VPU} 1M L2 shared between two Cores



《曰》 《聞》 《臣》 《臣》 三臣 …

Core: Changed from Knights Corner (KNC) to KNL. Based on 2-wide OoÓ Silvermont[™] Microarchitecture, but with <u>many</u> changes for HPC.

4 thread/core. Deeper OoO. Better RAS. Higher bandwidth. Larger TLBs.

2 VPU: 2x AVX512 units. 32SP/16DP per unit. X87, SSE, AVX1, AVX2 and EMU

L2: 1MB 16-way. 1 Line Read and ½ Line Write per cycle. Coherent across all Tiles

CHA: Caching/Home Agent. Distributed Tag Directory to keep L2s coherent. MESIF protocol. 2D-Mesh connections for Tile

Many Trailblazing Improvements in KNL

Improvements	What/Why
Self Boot Processor	No PCIe bottleneck
Binary Compatibility with Xeon	Runs all legacy software. No recompilation.
New Core: Atom [™] based	~3x higher ST performance over KNC
Improved Vector density	3+ TFLOPS (DP) peak per chip
New AVX 512 ISA	New 512-bit Vector ISA with Masks
Scatter/Gather Engine	Hardware support for gather and scatter
New memory technology: MCDRAM + DDR	Large High Bandwidth Memory $ ightarrow$ MCDRAM Huge bulk memory $ ightarrow$ DDR
New on-die interconnect: Mesh	High BW connection between cores and memory
Integrated Fabric: Omni-Path	Better scalability to large systems. Lower Cost

Software and workloads used in performance less may have been optimized for performance only on Intel microprocessors. Performance less may and beam optimized for performance and the performance of the p

Core & VPU

- Out-of-order core w/ 4 SMT threads
- VPU tightly integrated with core pipeline
- 2-wide Decode/Rename/Retire
- ROB-based renaming. 72-entry ROB & Rename Buffers
- Up to 6-wide at execution
- Int and FP RS OoO.
- MEM RS inorder with OoO completion. Recycle Buffer holds memory ops waiting for completion.
- Int and Mem RS hold source data. FP RS does not.
- 2x 64B Load & 1 64B Store ports in Dcache.
- 1st level uTLB: 64 entries
- 2nd level dTLB: 256 4K, 128 2M, 16 1G pages
- L1 Prefetcher (IPP) and L2 Prefetcher.
- 46/48 PA/VA bits
- Fast unaligned and cache-line split support.
- Fast Gather/Scatter support



Threading

- 4 Threads per core. Simultaneous Multithreading.
- Core resources shared or dynamically repartitioned between active threads
 - ROB, Rename Buffers, RS: Dynamically partitioned
 - Caches, TLBs: Shared
 - E.g., 1 thread active → uses full resources of the core
- Several Thread Selection points in the pipeline. (*)
 - Maximize throughput while being fair.
 - Account for available resources, stalls and forward progress



KNL ISA



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Memory Modes

Three Modes. Selected at boot



(日) (四) (三) (三)

æ

Flat MCDRAM: SW Architecture

MCDRAM exposed as a separate NUMA node





(日) (部) (注) (注)

- 12

Memory allocated in DDR by default \rightarrow Keeps non-critical data out of MCDRAM.

Apps explicitly allocate critical data in MCDRAM. Using two methods:

- "Fast Malloc" functions in High BW library (<u>https://github.com/memkind</u>)
 - Built on top to existing libnuma API
- "FASTMEM" Compiler Annotation for Intel Fortran

Flat MCDRAM with existing NUMA support in Legacy OS

Flat MCDRAM SW Usage: Code Snippets

C/C++ (<u>*https://github.com/memkind</u>)	Intel Fortran
Allocate into DDR	Allocate into MCDRAM
<pre>float *fv; fv = (float *)malloc(sizeof(float)*100);</pre>	<pre>c Declare arrays to be dynamic REAL, ALLOCATABLE :: A(:)</pre>
Allocate into MCDRAM	NSIZE=1024 c allocate array 'A' from MCDRAM c
<pre>float *fv; fv = (float *)hbw_malloc(sizeof(float) * 100);</pre>	ALLOCATE (A(1:NSIZE))

KNL Mesh Interconnect



Mesh of Rings

- Every row and column is a (half) ring
- YX routing: Go in $Y \rightarrow Turn \rightarrow Go$ in X
- Messages arbitrate at injection and on turn

Cache Coherent Interconnect

- MESIF protocol (F = Forward)
- Distributed directory to filter snoops

Three Cluster Modes

(1) All-to-All (2) Quadrant (3) Sub-NUMA Clustering

イロト イヨト イヨト イヨト

훈

Cluster Mode: All-to-All



Address uniformly hashed across all distributed directories

No affinity between Tile, Directory and Memory

Most general mode. Lower performance than other modes.

Typical Read L2 miss

- 1. L2 miss encountered
- 2. Send request to the distributed directory
- 3. Miss in the directory. Forward to memory
- 4. Memory sends the data to the requestor

훈

(日) (종) (종) (종)

Cluster Mode: Quadrant



1) L2 miss, 2) Directory access, 3) Memory access, 4) Data return

Chip divided into four virtual Quadrants

Address hashed to a Directory in the same quadrant as the Memory

Affinity between the Directory and Memory

Lower latency and higher BW than all-to-all. SW Transparent.

(日) (部) (注) (注)

훈

Cluster Mode: Sub-NUMA Clustering (SNC)



1) L2 miss, 2) Directory access, 3) Memory access, 4) Data return

Each Quadrant (Cluster) exposed as a separate NUMA domain to OS.

Looks analogous to 4-Socket Xeon

Affinity between Tile, Directory and Memory

Local communication. Lowest latency of all modes.

SW needs to NUMA optimize to get benefit.

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

KNL with Omni-Path[™]

Omni-Path[™] Fabric integrated *on package*

First product with integrated fabric

Connected to KNL die via 2 x16 PCIe* ports Output: 2 Omni-Path ports

25 GB/s/port (bi-dir)

Benefits

- Lower cost, latency and power
- Higher density and bandwidth
- Higher scalability

*On package connect with PCIe semantics, with MCP optimizations for physical layer





<ロト (四) (三) (三)





All timeframes, features, products and dates are preliminary forecasts and subject to change without fur

(日) (日) (日) (日) (日) 훈

Card

PCle

Fnd

Point

(EP)

High Performance Graph Analytics on Manycore Processors

George M. Slota^{1,2} Sivasankaran Rajamanickam² Kamesh Madduri¹

¹Penn State University, ²Sandia National Laboratories gslota@psu.edu, madduri@cse.psu.edu, srajama@sandia.gov

IPDPS 2015, Hyderabad, India May 26, 2015

↓ 白戸 ↓ 神母 ↓ 生活 ↓ 小田小 一番 … 幼気後



Everywhere

マロト 単語 と 語い 語い 音 一般を除

Graphs are...

Everywhere

- Internet
- Social, communication networks
- Computational biology and chemistry
- Scientific computing, meshing, interactions





Figure sources: Franzosa et al. 2012, http://www.unc.edu/ unclng/Internet.History.htm 🖓 👌 🗐 🤰 🍯 🤌 🍕 🎨







Graphs are...

Complex

- Graph analytics is listed as one of DARPA's 23 toughest mathematical challenges
- Highly diverse graph structure and problems vary from application to application

- 古戸(時間に登録)が開い、唐二の後後

 Real-world graph characteristics makes computational analysis challenging

Graphs are...

Complex

- Graph analytics is listed as one of DARPA's 23 toughest mathematical challenges
- Highly diverse graph structure and problems vary from application to application

↓ 白戸 ↓ 神母 ↓ 生活 ↓ 小田小 一番 … 幼気後

- Real-world graph characteristics makes computational analysis challenging
 - Skewed degree distributions
 - 'Small-world' nature
 - Dynamic

Accelerators (GPUs, Xeon Phi) are also ...

Everywhere

- Most of the top supercomputers and academic clusters use GPUs and Intel Xeon Phi co-processors
- Manycore processors might replace multicore in future



~ 라 면 제품 해 한 전통 제가로?

Accelerators (GPUs, Xeon Phi) are also ...

Everywhere

- Most of the top supercomputers and academic clusters use GPUs and Intel Xeon Phi co-processors
- Manycore processors might replace multicore in future

Complex

- Multilevel memory, processing hierarchy
- Explicit communication and data handling
- Require programming for wide parallelism





지난 이 이 이 이 있는 것 같아. 이 문

Motivating questions for this work

- Q: What are some common abstractions that we can use to develop parallel graph algorithms for manycores?
- Q: What key optimization strategies can we identify to design new parallel graph algorithms for manycores?
- Q: Is it possible to develop performance-portable implementations of graph algorithms using advanced libraries and frameworks using the above optimizations and abstractions?

Our contributions

Q: **Common abstractions** for manycores?

 We use array-based data structures, express computation in the form of nested loops.

Q: Key optimization strategies

We improve load balance by manual loop collapse.

Q: Performance-portable implementations of graph algorithms using advanced libraries and frameworks?

• We use Kokkos (Edwards et al., JPDC 2014).

We compare high-level implementations using new framework to hand-optimized code + vary graph computations + vary graph inputs + vary manycore platform.
Talk Overview

Manycores and the Kokkos programming model

・コートはほう 読み であってい しょうしょう

- Abstracting graph algorithms
- Optimizing for manycore processing
- Algorithms
- Results

Background GPU and Xeon Phi microarchitecture

GPU

- Multiprocessors (up to about 15/GPU)
- Multiple groups of stream processors per MP (12×16)
- Warps of threads all execute SIMT on single group of stream processors (32 threads/warp, two cycles per instruction)
- Irregular computation (high degree verts, if/else, etc.) can result in most threads in warp doing NOOPs

Xeon Phi (MIC)

- Many simple (Pentium 4) cores, 57-61
- 4 threads per core, need at least 2 threads/core for OPs on each cycle
- Highly vectorized (512 bit width) difficult for irregular computations to exploit

Background Kokkos and GPU microarchitecture

Kokkos

- Developed as back-end for portable scientific computing
- Polymorphic multi-dimensional arrays for varying access patterns
- Thread parallel execution for fine-grained parallelism
- Kokkos model performance portable programming to multi/manycores
 - Thread team multiple warps on same multiprocessor, but all still SIMT for GPU
 - Thread league multiple thread teams, over all teams all work is performed
 - Work statically partitioned to teams before parallel code is called

Abstracting graph algorithms

for large sparse graph analysis

- Observation: most (synchronous) graph algorithms follow a tri-nested loop structure
 - Optimize for this general algorithmic templateTransform structure for more parallelism

Abstracting graph algorithms

for large sparse graph analysis

- Observation: most (synchronous) graph algorithms follow a tri-nested loop structure
 - Optimize for this general algorithmic templateTransform structure for more parallelism

↓ ゴル ▲ 御 ▲ 生活 トイ語・ 「言 」 約800

Parallelization strategies





G(E)



(日本)のない、「「「」」ののの

Parallelization strategies

Baseline parallelization



- 14月1日間に15月14日に 量



Parallelization strategies

Baseline parallelization



マロト 単位 と言いて言いて言い めんゆ

Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)

- 14月1日間に15月14日に 量





Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)

지 아니는 이 말 한 것을 하지 않는 것 같아?

- E



Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)



Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)

- E

- B&&



Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)
- 'Manhattan collapse local' (e.g.m Merrill et al., PPoPP 2012)

- 14月1日間に15月14日に 量





Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)
- 'Manhattan collapse local' (e.g.m Merrill et al., PPoPP 2012)

- 14月1日間に15月14日に 量



Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)
- 'Manhattan collapse local' (e.g.m Merrill et al., PPoPP 2012)

- 14月1日間に15月14日に 量



Parallelization strategies

- Baseline parallelization
- Hierarchical expansion (e.g., Hong et al., PPoPP 2011)
- 'Manhattan collapse local' (e.g.m Merrill et al., PPoPP 2012)
- 'Manhattan collapse global' (e.g., Davidson et al., IPDPS 2014)



Locality and SIMD Parallelism using Kokkos

Memory access

- Explicit shared memory utilization on GPU
- Coalescing memory access (locality)
- Minimize access to global/higher-level memory
- Collective operations
 - Warp and team-based operations (team scan, team reduce)

· 다 너 너 말 이 있는 것 같아. 말 이 있었다.

Minimize global atomics (team-based atomics)

Graph computations Implemented algorithms

- Breadth-first search
- Color propagation
- Trimming
- The Multistep algorithm (Slota et al., IPDPS 2014) for Strongly Connected Components (SCC) decomposition

↓ ゴル ▲ 御 ▲ 生活 トイ語・ 「言 」 約800

Graph computations Breadth-first search

Useful subroutine in other graph computations

Graph computations Breadth-first search

Useful subroutine in other graph computations

Graph computations Color propagation

- Basic algorithm for connectivity
- General approach applies to other algorithms (e.g., label propagation)

・コートはほう 読み であってい しょうしょう

Graph computations Color propagation

- Basic algorithm for connectivity
- General approach applies to other algorithms (e.g., label propagation)

Graph computations

Routine for accelerating connectivity decompositionIteratively trim 0-degree vertices

```
1: A_1[1..n] \leftarrow 1
 2: S_1[1..n] \leftarrow [1..n]
 3: while |S_i| \neq \emptyset do
 4:
5:
     Initialize S_{i+1}
           for j = 1 to |S_i| do
 6:
7:
                u \leftarrow S_i[j]
                trim \leftarrow true
 8:
                for k = 1 to |E[u]| do
 9:
                    v \leftarrow E[u][k]
10:
                    if A_1[v] = 1 then
11:
                         trim \leftarrow false
12:
                if trim = true then
13:
                     A_1[u] \leftarrow 0
14:
                     S_{i+1} \leftarrow E[u]
```

Graph computations

Routine for accelerating connectivity decompositionIteratively trim 0-degree vertices

1日月1日日本語を11月1日を 第一の800

Graph computations Multistep SCC decomposition (Slota et al., IPDPS 2014)

Combination of trimming, BFS, and color propagation

- 1: $T \leftarrow \mathsf{Trim}(G)$
- 2: $V \leftarrow V \setminus T$
- 3: Select $v \in V$ for which $d_{in}(v) * d_{out}(v)$ is maximal
- 4: $D \leftarrow \mathsf{BFS}(G(V, E(V)), v)$
- 5: $S \leftarrow D \cap \mathsf{BFS}(G(D, E'(D)), v)$
- 6: $V \leftarrow V \setminus S$
- 7: while $\operatorname{NumVerts}(V) > 0$ do
- 8: $C \leftarrow \mathsf{ColorProp}(G(V, E(V)))$
- 9: $V \leftarrow V \setminus C$

Experimental Setup

- Test systems: One node of Shannon and Compton at Sandia, Blue Waters at NCSA
 - Intel Xeon E5-2670 (Sandy Bridge), dual-socket, 16 cores, 64-128 GB memory
 - NVIDIA Tesla K40M GPU, 2880 cores, 12 GB memory
 - NVIDIA Tesla K20X GPU, 2688 cores, 6 GB memory
 - Intel Xeon Phi (KNC, ~3120A), 228 cores, 6 GB memory
- Test graphs:
 - Various real and synthetic small-world graphs, 5.1 M to 936 M edges
 - Social networks, circuit, mesh, RDF graph, web crawls, R-MAT and G(n, p), Wikipedia article links

Results BFS and Coloring versus loop strategies

- Performance in GTEPS (10⁹ trav. edges per second) for BFS (left) and color propagation (right) on Tesla K40M.
- H: Hierarchical, ML: Local collapse, MG: Global collapse, gray bar: Baseline



Results BFS performance and cumulative impact of optimizations, Tesla K40M

M: local collapse, C: coalescing memory access, S: shared memory use, L: local team-based primitives



Results SCC cross-platform performance comparison

B: Baseline, MG: Manhattan Global, ML: Manhattan Local, OMP: Optimized OpenMP code



- ÷

Conclusions

- We express several graph computations in the Kokkos programming model using an algorithm design abstraction that allows portability across both multicore platforms and accelerators.
- The SCC code on GPUs (using the Local Manhattan Collapse strategy) demonstrates up to a 3.25× speedup relative to a state-of-the-art parallel CPU implementation running on a dual-socket compute node.
- Future work: Expressing other computations using this framework; Heterogeneous CPU-GPU processing; Newer architectures.

This research is part of the Blue Waters sustained-petascale computing project, which is supported by the National Science Foundation (awards OCI-0725070, ACI-1238993, and ACI-1444747) and the state of Illinois. Blue Waters is a joint effort of the University of Illinois at Urbana-Champaign and its National Center for Supercomputing Applications. This work is also supported by NSF grants ACI-1253881, CCF-1439057, and the DOE Office of Science through the FASTMath SciDAC Institute. Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-ACQ0-94AL855000, and the U.S.

Today: In class work

- Develop Manhattan Collapse method for manycore parallelism
- Implement BFS using Manhattan Collapse
- Implement PageRank using Manhattan Collapse

Blank code and data available on website (Lecture 23)

www.cs.rpi.edu/~slotag/classes/FA16/index.html