MS46 Architecture-Aware Graph Analytics Part II of II: Dynamic Load Balancing of Massively Parallel Graphs for Scientific Computing on Many Core and Accelerator Based Systems

Cameron W. Smith, Gerrett Diamond, George M. Slota, Mark S. Shephard

Scientific Computation Research Center
Rensselaer Polytechnic Institute

March 8, 2018
Outline

1. Partitioning and Load Balancing
2. EnGPar - a graph based diffusive load balancer
3. Comparison to ParMA
4. Improving Performance with Accelerators
Motivation

Many evolving distributed simulations have:

- Complex relational structures.
- Irregular forms of computational and communication costs.
- Evolving imbalance of work.
- Multiple criteria that need balancing simultaneously.
Common Methods for Partitioning

- **Multilevel Graph Methods**
  - ParMETIS
  - Zoltan

- **Geometric Methods**
  - Recursive Coordinate Bisection (RCB)
  - Recursive Inertial Bisection (RIB)
  - Multi-Jagged

- **Diffusive Methods**
  - Label Propagation
What is EnGPar?

- A partitioning tool to complement existing multi-level and geometric methods.
- Provides a diffusive load balancing algorithm for partition improvement and supports multi-criteria partitioning.
- Utilizes a specialized multigraph structure to represent relation based data.
- Implemented to support efficient data parallel operations on accelerators and vector units in many core processors.
EnGPar’s source can be found at scorec.github.io/EnGPar/.

- Written in C++ using MPI.
- Provides C/C++ and FORTRAN APIs.
- Uses PCU for sparse neighborhood exchange peer to peer communications.
  - Found at github.com/SCOREC/core/tree/master/pcu
The N-graph is a multigraph with two modes of operation: traditional or hypergraph.

The N-graph is defined as the following:

- A set of vertices $V$ representing the atomic units of work.
- If using the traditional graph mode:
  - $N$ sets of edges $E_0, \ldots, E_{n-1}$ for each type of relation.
  - Each edge connects two vertices $u, v \in V$.
- If using the hypergraph mode:
  - $N$ sets of hyperedges $H_0, \ldots, H_{n-1}$ for each type of relation.
  - $N$ sets of pins $P_0, \ldots, P_{n-1}$ corresponding to each set of hyperedges.
  - Each pin in $P_i$ connects a vertex, $v \in V$, to a hyperedge $h \in H_i$. 
Mapping structures to the N-graph

To map to the N-graph simulations must:

- Define units of work as the vertices.
- Decide on the mode of edges to use.
- Create (hyper)edges between the vertices whose corresponding work relate to each other.
Mapping structures to the N-graph

Figure: Converting a triangular mesh (a) to the N-graph with an edge type for mesh vertices (b) and an additional edge type for mesh edges (c).

Figure: Converting a triangular mesh (a) to the N-graph with an edge type for mesh vertices (b) and an additional edge type for mesh edges (c).
Diffusive Terminology

- **Sides**
  - Each part determines which parts are its neighbors.
  - Determines a measurement of the area between each part.

- **Cavity**
  - Defined by (hyper)edges that cross a part boundary.
  - Includes all the vertices that bound the (hyper)edge.

**Figure:** Two parts of an N-graph with a side of size 4. Two cavities are shown in red and blue for part 0.
Diffusive Terminology

- **Weights**
  - Each part computes its weight of the current target entity types, $w_i$.
  - This weight is shared with all of the part's neighbors (sides).

- **Targets**
  - The neighbors that the part will send weight to.
  - A part, $i$, will send weight to a neighbor, $j$, if:
    - $w_i > w_j$
    - the area between the parts ($s_{ij}$) is less than the average of all part boundaries.

  - Weight to send from part $i$ to part $j$ is $\alpha(w_i - w_j) \times \frac{\text{size}(s_{ij})}{\text{size}(s)}$
    - $\alpha$ is an input parameter that limits how much weight is sent in each iteration.
Algorithm 1 Diffusive Load Balancing Framework

1: procedure Balance(ngraph, entity_types)
2:     for all $t \in \text{entity\_types}$ do
3:         while imbalance of $t >$ tolerance do RunStep(ngraph, $t$)
4:             if Balancing Stagnates then
5:                 break
6: procedure RunStep(ngraph, $t$)
7:     sides = makeSides(ngraph)
8:     weights = makeWeights(ngraph, sides, $t$)
9:     targets = makeTargets(ngraph, sides, weights)
10:    queue = makeQueue(ngraph)
11:    plan = select(ngraph, targets, queue)
12:    ngraph.migrate(plan)
Queue

The queue provides an ordering of the (hyper)edges on the part boundary for selection.

This is done in two steps:

- A breadth-first traversal starting at the part boundary to determine the furthest (hyper)edges as the center of the part.
- A breadth-first traversal starting at the center (hyper)edges to compute topological distance for each (hyper)edge on the part boundary.

When parts are not fully connected, this operation is performed on each component separately.

The queue is then ordered with shallowest components before deeper components.
(left) The distance from each vertex to the boundary and (right) the distance from the core vertex (marked with a zero near the bottom left corner).
Selection

- Iterates over (hyper)edges that cross a part boundary.
- The cavity defined by the (hyper)edge is chosen for migration if:
  - The part that the (hyper)edge is shared with is a target part.
  - The target part has not been sent more weight than the limit.
  - The size of the cavity is small.
Comparison to ParMA
Problem Setup

We compare EnGPar’s performance to its predecessor ParMA, which is built to operate directly on unstructured meshes.

ParMA and EnGPar are set to balance a mesh for a finite element analysis where:

- Scalability of matrix formation is sensitive to mesh element imbalance.
- Linear algebra routines are sensitive to the imbalance of degrees of freedom.
- Degrees of freedom are associated with mesh vertices.

ParMA and EnGPar first balance mesh vertices then elements; target imbalance of 1.05.

The imbalance of a given entity type (vtx, edge, face, or region) is defined as the max part weight divided by the avg part weight.
Problem Setup

Tests were run on a billion element mesh. All experiments were run on the Mira BlueGene/Q system with one process per hardware thread.

Initial partitions are built using:

- Global ParMETIS part k-way to $8K_i(8 \times 2^{10})$ parts.
- Local ParMETIS part k-way from $8K_i$ to $128K_i$, $256K_i$, and $512K_i$ parts.

The partitions before using EnGPAr or ParMA are as such:

<table>
<thead>
<tr>
<th>Number of Parts</th>
<th>128Ki</th>
<th>256Ki</th>
<th>512Ki</th>
</tr>
</thead>
<tbody>
<tr>
<td>Elements per part</td>
<td>9,836</td>
<td>4,918</td>
<td>2,459</td>
</tr>
<tr>
<td>Vertex imbalance</td>
<td>1.13</td>
<td>1.18</td>
<td>1.53</td>
</tr>
<tr>
<td>Element imbalance</td>
<td>1.02</td>
<td>1.02</td>
<td>1.02</td>
</tr>
</tbody>
</table>
Mesh Vertex Imbalance

Vertex Imbalance vs. Processes

ParMA
EnGPar
Initial
Tolerance

EnGPar does not reach the imbalance target yet - more logic to port over from ParMA.
Mesh Element Imbalance

Element Imbalance vs. Processes

- ParMA
- EnGPar
- Initial
- Tolerance

Element Imbalance vs. Processes

- Processes (Ki): 128, 256, 512
- Element Imbalance: 1.02, 1.04, 1.06, 1.08, 1.1
Given a tolerance they can both reach.
Local ParMETIS (embarrassingly parallel) creates the partition from 8Ki to 512Ki in 16 seconds, roughly the same amount of the time EnGPar spends to improve the mesh (requires global and neighborhood communications).
Improving Performance with Accelerators
Where is time currently spent in EnGPar?

Migration is 50% of total time at 512Ki, 48% at 256Ki, and 44% at 128Ki

- General implementation sends/receives vertices and their adjacent (hyper)edges to/from any neighbor - communications on host
- Each process rebuilds its hypergraph after communications complete

We want to improve the performance of these processes - that is a difficult task to start with.
First let’s see if we can accelerate something easier; breadth first traversals of the hypergraph that we use to decide which vertices to migrate.
Related Work on Accelerated BFS

Lots of it - mostly focused on scale-free graphs and using many-core and GPUs
  - SlimSell - custom data structure for algebraic BFS (Hoefler)
  - Global and Local Manhattan Collapse - inner/frontier loop transformations to improve load balance and reduce irregular memory access (Slota)
  - Merijn - runtime switching of graph structure and push/pull algorithm based on front size and other factors (M. Verstraaten)

Can we apply some of these approaches to a hyper multi-graph and run effectively on manycore CPUs, GPUs, and FPGAs?
Architecture Review

Manycore

- Tens of out-of-order cores with hardware level pipelining
- 1-2 TFLOPs per processor/socket, possible* to get near peak
- Programming models and languages: shared memory, distributed, SHMEM, OpenMP, PThreads, MPI, etc.
- Efficient use of available memory bandwidth often yields peak performance - supported by both data parallel and message passing models

GPU

- Many small cores organized into groups that run in lock-step
- Multi TFLOPs per device, hard to get near peak
- Programming models and languages: OpenMP, CUDA, OpenCL, OpenACC
- Wide data parallelism yields maximum performance - requires memory coalescing and minimal divergence
FPGA

- Reprogrammable device consisting of DSPs, multipliers, registers, hundreds of thousands of logic elements
- Multi TFLOPs per device, possible* to get near peak performance
- Programming models and languages: OpenCL, initial OpenMP support
- Long pipelines yield highest performance - multiple streams progressing through the long pipeline concurrently; data parallel can also be effective
Degree and diameter matters.

- Traversal of scale free graphs introduces additional complexities → specific algorithms to balance degree disparity.
- Traversal of low diameter graphs have larger frontiers and fewer synchronizations.

The selected method depends on architecture and graph characteristics

- Manycore - serial and shared memory parallel vertex-based, edge-based, push (vertices in the frontier push to next frontier), pull (all unvisited vertices check to for inclusion in next frontier)
- GPU - shared memory parallel versions of manycore procedures with data structure optimizations for coalescing, algebraic methods
- FPGA - all of the above... but pipelined push procedure may be best if pipeline loop and stalls (ii) can be minimized
Our Approach

We will focus on hypergraphs created from unstructured meshes

- Downward adjacencies have uniform degree! ... not so much for upward adjacencies
- Diameter greatly depends on the geometric model and the partition - high quality parts are compact and have low diameter

Use Sell-C-Sigma datastructure for coalesing

- Need weights for vertices and edges - lose some savings but retain improved vectorization
- Sorting (sigma) will be needed for meshes with semi-structured boundary layers (tet and wedge dominant with a handful of pyramids) and discrete event simulation graphs

Quantifying progress

- Time to solution, energy usage, and GTEPS
Algorithms

The following variations of BFS were tested

- **push** - C++ serial push
- **pull** - C++ serial ‘pull’ style vtx→hyperedge
- **csr** - OpenCL parallel ‘pull’ style vtx→hyperedge using CSR data structure
- **scg** - OpenCL parallel ‘pull’ style vtx→hyperedge using Sell-C-Sigma data structure
- ***_int** - use 4B int for adjacency and degree lists instead of 8B long
- ***_unroll** - unroll the loop over hyperedges adjacent to a vertex

Sell-C-Sigma data structure (Besta and Merending, et al.)
Test Hypergraphs

Hypergraphs created from unstructured tet mesh of automotive part:
- mesh elements → graph vertices
- mesh vertices → hyperedges

<table>
<thead>
<tr>
<th></th>
<th>Graph</th>
<th>Vertices</th>
<th>Hyperedges</th>
<th>BFS Levels</th>
<th>Max Frontier</th>
</tr>
</thead>
<tbody>
<tr>
<td>67k</td>
<td>66433</td>
<td>15697</td>
<td>25</td>
<td>4432</td>
<td></td>
</tr>
<tr>
<td>190k</td>
<td>192728</td>
<td>40052</td>
<td>40</td>
<td>7992</td>
<td></td>
</tr>
<tr>
<td>400k</td>
<td>404613</td>
<td>88651</td>
<td>48</td>
<td>17316</td>
<td></td>
</tr>
<tr>
<td>890k</td>
<td>890925</td>
<td>187380</td>
<td>70</td>
<td>26664</td>
<td></td>
</tr>
<tr>
<td>1.6M</td>
<td>1580611</td>
<td>336215</td>
<td>82</td>
<td>45268</td>
<td></td>
</tr>
<tr>
<td>13M</td>
<td>12831104</td>
<td>2499193</td>
<td>82</td>
<td>95798</td>
<td></td>
</tr>
<tr>
<td>28M</td>
<td>27943315</td>
<td>5190006</td>
<td>210</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

400k element mesh
BFS Results

Timing comparison of different OpenCL BFS kernels on NVIDIA 1080ti

- Includes data transfers, but not kernel JIT compilation; average of three runs shown

`scg_int_unroll` is 4.78 times faster than `csr` on 28M graph and up to 11 times faster than `serial push` on Intel Xeon (not shown)

Memory coalescing is critical; `csr_int_unroll/scg_int_unroll`
Closing Remarks

EnGPar builds off of ParMA by:

- generalizing the diffusive load balancing algorithm for applications without an element-based unstructured mesh.
- improving the algorithm of key portions to improve overall runtime.

MPI tests show:

- EnGPar reduces the high mesh vertex imbalance from the 512Ki mesh from 1.53 to 1.13.
- EnGPar maintains the mesh element imbalance at the tolerance.
- EnGPar runs around 33% faster than ParMA.

Initial acceleration tests indicate:

- Utilizing known degree of downward adjacencies enables loop unrolling and improved load balance
- Accelerating other EnGPar graph methods could provide significant performance improvements → code rewrite, adjust abstraction layers
- GPU kernel on FPGA (Arria 10) is slower and uses more power than GPU... low hanging fruit remains for pipelined kernel
Future Work

Expanding the capabilities of EnGPar:
- Continue improving partition quality when parts are small (i.e., strong scaling)

Acceleration:
- Support migration - host communicates, device rebuilds (hyper)graph
- Focus on pipelined kernel implementation
- Test on bigger graphs from meshes and discrete event simulation

Applying EnGPar to other applications:
- CODES - a discrete event simulation for communication on supercomputer networks. press3.mcs.anl.gov/codes/
- FUN3D - a computational fluid dynamic simulation using a vertex-based partitioned mesh. fun3d.larc.nasa.gov
- PHASTA - massively parallel computational fluid dynamics. github.com/PHASTA/phasta
Thank You

Questions?

Acknowledgements:

- DOE FASTMath SCIDAC Institute
- CEED ECP
- Argonne National Laboratory - Kazutomo Yoshii
Extra Slides
Other View of Results

Timing comparison of different kernels on NVIDIA 1080ti - includes sequential push

- Includes data transfers, but not kernel JIT compilation
- The average of three runs is used for the comparison
- Higher is better

Performance Improvements with OpenCL Optimizations

- push/scg_int_unroll
- csr/scg_int_unroll
- csr_int_unroll/scg_int_unroll
- scg/scg_int_unroll
- scg_int/scg_int_unroll
Gripes

OpenCL
- Isn’t supported on Power9+V100 deployments yet - can’t build kernels
- OCLgrind was the only useful debugging tool I could find (github.com/jrprice/Oclgrind)
- Shiny (not so) new language features (e.g., team collectives) are not supported by devices I tested on

FPGAs
- 5hr+ compile time
- steep learning curve for development
Example of N-Graph CSR

Our current N-Graph data structure is two sets of compressed sparse row (CSR) structures.
**BFS SCG Kernel and Loop**

**Kernel:**

```c
typedef int lid_t;

#define checkEdge(edge, depth, minDepthEdge, minDepth) {
  const int d = (depth[edge]);
  if (d != -1) { /*visited*/
    if (d < minDepth) {
      /* this edge has the lowest */
      /* depth of those adjacent to vtx */
      (minDepthEdge) = (edge);
      (minDepth) = d;
    }
  }
}

#define updateDepth(edge, depth, nextDepth, frontSize) {
  const int d = (depth[edge]);
  if (d == -1) { /*not visited*/
    (depth[edge]) = nextDepth;
    atomic.inc((frontSize));
  }
}

kernel void bfsCgKernel(global lid_t* restrict degreeList, 
                         global lid_t* restrict edgelist, 
                         global int* restrict depth, 
                         global int* restrict frontSize, 
                         const int numAtoms, 
                         const int level) 
{
  lid_t chunkLength = get_local_size(0); // number of verts in a chunk
  lid_t chunk = get_group_id(0); // which chunk is this work-item in
  lid_t lid = get_local_id(0); // which vert in the chunk is assigned to this work-item
  lid_t pid = lid
  const int minDepth = 1024*1024/128;

  // no work here - just a padded global entry
  if (pid == numAtoms) return;
  const lid_t chunkStart = degreeList[chunk];
  const lid_t maxChunkDep = (degreeList[chunk+1] - degreeList[chunk])/chunkLength;
  const lid_t firstEdgeId = chunkStart+lid;
  const lid_t lastEdgeId = firstEdgeId+chunkSize;
```

**Loop:**

```c
  for (lid_t j = firstEdgeId; j < lastEdgeId; j += chunkLength) {
    const lid_t edge = edgelist[j];
    if (edge >= -1) continue;
    checkEdge(edge, depth, minDepthEdge, minDepth);
  }

  if (minDepth == level) {
    const int nextDepth = level+1;
    // a visited edge was found - loop through the adjacent
    // edges again and set the depth of unvisited edges
    for (lid_t j = firstEdgeId; j < lastEdgeId; j += chunkLength) {
      const lid_t edge = edgelist[j];
      // skip padded entries/edges
      if (edge >= -1) continue;
      updateDepth(edge, depth, nextDepth, frontSize);
    }
  }
```

C. Smith (SCOREC)
<table>
<thead>
<tr>
<th>device</th>
<th>1080ti</th>
<th>Arria 10</th>
<th>arria10/1080i</th>
</tr>
</thead>
<tbody>
<tr>
<td>graph</td>
<td>total power (W)</td>
<td>total power (W)</td>
<td></td>
</tr>
<tr>
<td>67k</td>
<td>1.17</td>
<td>0.52</td>
<td>0.45</td>
</tr>
<tr>
<td>190k</td>
<td>1.59</td>
<td>1.86</td>
<td>1.17</td>
</tr>
<tr>
<td>400k</td>
<td>1.68</td>
<td>4.40</td>
<td>2.61</td>
</tr>
<tr>
<td>890k</td>
<td>3.46</td>
<td>13.07</td>
<td>3.78</td>
</tr>
<tr>
<td>1.6M</td>
<td>5.64</td>
<td>26.48</td>
<td>4.69</td>
</tr>
<tr>
<td>13M</td>
<td>60.50</td>
<td>488.22</td>
<td>8.07</td>
</tr>
<tr>
<td>28M</td>
<td>151.32</td>
<td>1535.60</td>
<td>10.15</td>
</tr>
</tbody>
</table>

Based on GPU draw of 215W and FPGA draw of 30W
Measured with `nvidia-smi` and `aocl_mmd_getinfo`
### Run time

<table>
<thead>
<tr>
<th>device</th>
<th>i7</th>
<th>1080ti</th>
<th>Arria 10</th>
<th>i3</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td>64</td>
<td>64</td>
<td>64</td>
</tr>
<tr>
<td>graph</td>
<td>push</td>
<td>bfs (s)</td>
<td>scg_int_unroll (s)</td>
<td>scg_int_unroll (s)</td>
</tr>
<tr>
<td>67k</td>
<td>0.011</td>
<td>0.005</td>
<td>0.017</td>
<td>0.013</td>
</tr>
<tr>
<td>190k</td>
<td>0.037</td>
<td>0.007</td>
<td>0.062</td>
<td>0.069</td>
</tr>
<tr>
<td>400k</td>
<td>0.076</td>
<td>0.008</td>
<td>0.147</td>
<td>0.150</td>
</tr>
<tr>
<td>890k</td>
<td>0.169</td>
<td>0.016</td>
<td>0.436</td>
<td>0.530</td>
</tr>
<tr>
<td>1.6M</td>
<td>0.292</td>
<td>0.026</td>
<td>0.883</td>
<td>1.196</td>
</tr>
<tr>
<td>13M</td>
<td>2.535</td>
<td>0.281</td>
<td>16.274</td>
<td>22.727</td>
</tr>
<tr>
<td>28M</td>
<td>5.639</td>
<td>0.704</td>
<td>51.187</td>
<td>OOM</td>
</tr>
</tbody>
</table>

Includes data transfers, but not kernel JIT compilation
The average of three runs is used for the comparison