Simultaneous Parallel Reduction on SIMD Machines

Boleslaw K. Szymanski, William Maniatty
Department of Computer Science, Rensselaer Polytechnic Institute
Troy, NY 12180-3590, USA

and

Balaram Sinharoy
IBM Large Scale Computing Division
Poughkeepsie, NY 12602, USA

ABSTRACT

Proper distribution of operations among parallel processors in a large scientific
computation executed on a distributed-memory machine can significantly reduce the
total computation time. In this paper we propose an operation, called simultaneous
parallel reduction (SPR), that is amenable to such optimization. SPR performs reduction
operations in parallel, each operation reducing a one-dimensional consecutive section of
a distributed array. Each element of the distributed array is used as an operand to many
reductions executed concurrently over the overlapping array's sections. SPR is distinct
from a more commonly considered parallel reduction which concurrently evaluates a
single reduction. In this paper we consider SPR on Single Instruction Multiple Data
(SIMD) machines with different interconnection networks. We focus on SPR over sections
whose size is not a power of 2 with the result shifted relative to the arguments. Several
algorithms achieving some of the lower bounds on SPR complexity are presented under
various assumptions about the properties of the binary operator of the reduction and of
the communication cost of the target architectures

Keywords: Parallel reduction, Simultaneous evaluation, Data parallelism, Algorithm
complexity, Scalability

1. Introduction

Optimal placement of data and operations in large scientific computations ex-
ecuted on a distributed-memory machine can significantly reduce the total com-
putation time. In this paper we consider the impact of operation placement on
the efficiency of computations that arise in theoretical population biology [1]. The
computation that motivated the study of simultaneous reduction algorithms models
an isolated ecosystem by simulating the dynamics of interspecies interactions. The
model represents the ecosystem as a cellular automata whose cells correspond to the
habitat sites that are small enough to accommodate at most one organism. Each
cell can be in one of q states in a state set $S = \{s_1, s_2, \ldots, s_q\}$. The probability of
a site's state transition from state $s_i$ to state $s_j$, $P[s_i \rightarrow s_j]$ is a function, $f_{s_i,s_j}$,
of the states of its neighboring sites. For simplicity, the relevant neighborhood is
defined as a rectangle with the affected site located inside it (but not necessarily
at the center). This rectangle's size and the position of the affected site within the
rectangle is defined by the ability of the species to propagate. Hence, these param-
eters depend on the physical characteristics of the species involved, the terrain of
the habitat, and the existing air or water convection.
Let $n_1, n_2$ stand for the lengths of the sides of the rectangle and $p_1, p_2$ be the offsets (measured from the lower left corner of the rectangle) of the desired position of the result. Let $s[i,j]$ be the current state at site $(i,j)$. If the habitat has $N_x \times N_y$ sites, then $s[1..N_x, 1..N_y]$ is a two-dimensional array. Let $(m_1, m_2)$ be the coordinates of the site making a transition. The probability of transition from the current state, $s$, to a new state, $s' \in S$, is computed as:

$$\text{Prob}[s[m_1, m_2] \rightarrow s'] = \sum_{i=m_1-p_1}^{m_1+n_1-p_1} \sum_{j=m_2-p_2}^{m_2+n_2-p_2} f_{s[m_1, m_2], s'}(s[m_1, m_2], s[i,j])$$

The expression on the right is computed $q$ times for each site in the habitat. Hence, its evaluation dominates the total execution time [2].

The above computation is an example of a reduction computed simultaneously over many overlapping contiguous sections of an array. Other applications of such operations arise in computational biology (e.g., cluster recognition, fractal dimension computation [2]) and in physics (e.g., solvers for partial differential equations characterizing fluid flow).

**Parallel Reduction** is defined as the application of an associative binary operator across a list of elements [3]. Given an array, $A$, of size $n$ and the binary operator, $\oplus$, parallel reduction obtains the scalar result, $\oplus_{i=1}^{n} A[i]$, as follows:


**Simultaneous Parallel Reduction (SPR)** applies parallel reduction concurrently over many overlapping sections of an array. Given an array $A[1..N]$, a simultaneous parallel reduction for array sections of size $n$ with an offset of the result $r$, $0 \leq r < n$, obtains an array $res[1..N]$ as follows:

$$(\forall 1 \leq i \leq N) \quad res[i] = \oplus_{j=\max(1, i-r)}^{\min(i+n-r-1, N)} A[j]$$

On a fine-grain distributed-memory architecture, the array $A$ will often be distributed over $N$ processors (i.e., $A[i]$ will be stored on processor $p[i]$, for $1 \leq i \leq N$). In such a case, also the result $res[i]$ is stored on processor $p[i]$. Equation (1) defines $N$ parallel reductions that are evaluated simultaneously. In this paper, we assume that the array sections are of equal size, $n$, and that the results of reduction operations are placed at an arbitrary (but the same for all reductions) offset $r$ within each section.

Reduction operations are frequently used in parallel algorithms [4] and binary operators in such reductions are required to be associative. Some examples are addition, multiplication, minimum, maximum, set union, and set intersection. Algorithms for many variations of parallel reduction have been studied extensively in the literature; however, the authors of this paper are not aware of any previous work on simultaneous parallel reduction that allows overlapping of the regions being reduced. A balanced binary tree implementation of parallel reduction on mesh-connected architectures was presented in [5]. Another standard parallel reduction algorithm was introduced in [6] for tree topologies of arbitrary but bounded fan-in and for arbitrary tree depth. The segmented prefix problem is a variant of parallel reduction
that subdivides a single dimension of processors into non-overlapping contiguous regions of varying size. A multiple prefix algorithm that reduces non-contiguous, non-overlapping regions simultaneously was presented in [4].

In this paper, we consider algorithms for SPR executed on an SIMD parallel computer. In the following, we assume that the binary operator used in reduction, $\oplus_i$ is associative. The presented algorithms were designed in such a way that the order of the binary operator is preserved, hence the operator may not be commutative. One algorithm presented in section 3.2 can be sped up if the operator $\oplus$ has an inverse, denoted by $\ominus$. This condition is satisfied by such common operators as addition and multiplication (but not by minimum or maximum). We present here the simultaneous parallel reduction for the one-dimensional array sections (i.e., one-dimensional, continuous subarrays). The more general $m$-dimensional sections can be reduced by applying the one-dimensional section algorithm along each dimension separately. The presented algorithms are parameterized by the size of the array sections being reduced, $n$, and the position (offset) of the final result, $r$, $0 \leq r < n$, measured from the leftmost element of the reduced array section.

2. Complexity Metrics Used

SIMD parallel architectures vary widely in methods and expenses of interprocessor communication. Performance of two distinct algorithms with the same traditional complexity measures (which reveals their asymptotic behavior) may perform quite differently on a particular architecture. To help determine the best algorithm for a given architecture, we provide the following complexity metrics, useful in expressing the traditional time complexity for different architectures for the presented algorithms.

Operation count: $c_o$, the number of parallel arithmetic operations executed by a single processor.

Message count: $c_m$, the number of parallel communication steps during computation. (An efficient parallel communication step in SIMD machines, called a shift, sends messages from all processors simultaneously, each message traveling the same distance in the same direction relative to its sending processor.)

Hop count: $c_h(i)$, the distance (i.e., the number of processors traversed on the route to the destination) that each message travels in the $i$-th parallel communication step. We will also use the total number of hops, $c_h = \sum_{i=1}^{c_m} c_h(i)$.

Message size: $c_{ms}$, the number of words (i.e., single precision or integer numbers) sent in each message.

Depending on the considered architecture, the time complexity of an algorithm can be expressed as:

PRAM: as $T = c_o$.
SIMD with uniform communication latency: as $T = c_o + c_{m} \times latency$, where $latex$ represents the communication cost expressed in operation units. This formula is valid only if the message size $c_{ms}$ is smaller than the packet size of the communication network; Otherwise, the number of packets sent has to be accounted for.

SIMD with hypercube or mesh interconnection network: as $T = c_o + c_{m} \times latency + c_{ch} \times hop\_cost$, where $hop\_cost$ is the cost of traversing one link in the interconnection network [7]. Often $hop\_cost$ is a function of message size (e.g., MasPar xnet communication).

In a typical SIMD machine, like the CM-200 or the MasPar that was used in the implementation of the presented algorithms, the cost of a single xnet communication step\(^a\), denoted $c_c$, can be expressed as the following function of the number of hops, $c_{ch}$, and the message size, $c_{ms}$:

$$c_c = latency + c_{ch} \times single\_hop\_cost \times c_{ms}$$

Hence, for such machines $hop\_cost = single\_hop\_cost \times c_{ms}$.

Since SPR performs many parallel reductions over the array sections of size $n$, the lower bounds for the cost metrics are the same as for parallel reduction. For the fine-grain solution, i.e., when the number of processors is equal to $N$, the number of elements in array $A$, and each processor stores one element of $A$, these bounds are: $[\log_2 n]$ for the operation and message counts, $n - 1$ for the hop count, and 1 for the message size.

3. Algorithms for Simultaneous Parallel Reduction

In the following, we describe algorithms for which none of the counts exceeds the double of the corresponding lower bound. The presented algorithms are parameterized by the size of the array sections being reduced, $n$, and the position (offset) of the final result, $r$, $0 \leq r < n$, measured from the leftmost element of the reduced array section.

3.1. Recursive Combination Algorithm

In this section, we assume that the linear array of $N$ processors initially stores a distributed array $A$ which we want to overwrite with the resultant array $res$. Each processor $p[i]$ reduces $n$ values of $A$ held by the processors $p[\max(i - r, 1)], \ldots, p[\min(i + n - r - 1, N)]$ and stores the result in $p[i]$. We use the following notations in describing the algorithms. $h(q, i)$ denotes the $i$-th bit (counting from the least to the most significant bits) of the integer $q$. $h(q), l(q)$ denotes the bit position of

\(^a\)These machines also have so-called router communication for which the hop count is irrelevant because communication delay is independent of the distance of communicating processes. The router communication is slower than xnet communication and it is sensitive to the communication traffic, so we have not used router in the fine-grain implementation of SPR. However, the MasPar and CM-200 computers with router communication exemplify SIMD architecture with uniform communication latency.
integer \( res := A[proc_id], j, dist := 1, lim; \)
/* proc_id denotes the processor number */
if \( proc_id + 2^{\log_2(n)} \leq n \) then \( lim := n - 2^{\log_2(n)} \) else \( lim := n \) end;
for \( j = 0 \) to \( h(n - 1) - 1 \) do
if \( proc_id + dist \leq lim \) then \( res := res \oplus shift(res, -dist) \) end;
\( dist := dist + dist; \)
endfor;
if \( proc_id = 1 \) then \( res := res \oplus shift(res, dist - n) \) end;

Figure 1: Parallel Reduction Algorithm with Leftmost Result Placement for \( n > 1 \).

the most (the least, respectively) significant non-zero bit of the argument \( q \). \( \Xi(q) \)
denotes the number of non-zero bits in \( q \). \( shift(val, dist) \) shifts the argument \( val \)
across \( dist \) processors to the left (when \( dist < 0 \)) or to the right (when \( dist > 0 \))
from its original position (so \( val \) from processor \( p[i] \) moves to processor \( p[i + dist] \)).
Shift is done for all processors at the same time. For simplicity, we assume that the
processor array is wrapped, i.e., processor \( p[N] \) is followed by processor \( p[1] \).

The standard parallel reduction algorithm is shown in Figure 1. It is assumed
that the same program is executed on each processor and that array \( A \) is distributed
over the processors in such a way that each processor stores a single element. An
inspection of this algorithm reveals the following observations.

Simultaneous execution of this algorithm for overlapping sections creates sub-
computations shared by many sections. Each sub-computation produces a reduction
of two subsections.

Inside the for-loop the size of the left subsection being reduced is a power of two.
The right subsection can be of any size from one to the size of the left subsection
(this size is defined by the position of the executing processor in the reduced section).

The final reduction is performed only by the first processor. The left subsection
reduced in this step is of size \( n - 2^{\log_2(n - 1)} \) whereas the right subsection is of
size \( 2^{\log_2(n - 1)} \). In each SPR step, every processor must hold values that represent
reductions of left subsections for some sub-computation and right subsections for
the others. Consequently, the algorithm in Figure 1 must execute two reductions
in each step, thus, doubling the computation cost.

If communicated data move only to the left, the result is placed at offset \( 0 \). Let
the binary representation of offset \( r \) be \( (r_{log_2(r)}, \ldots, r_1, r_0)_2 \). By shifting communicated
data to the right at each step \( k \) for which \( r_k \) is equal to one, the result of
SPR will be placed at offset \( r \).

These observations led us to the design of the algorithm presented in Figure 2.
To simplify the description, only the case of \( h(n - 1) \) equal to zero is shown. Let
‘&’ denote the bitwise and operator. Let \( n_i \) denote \( (i + 1) \) rightmost bits of the

\[ b \] In the MPL language of the MassPar computer, \( shift \) can be readily implemented using \( xnetW \)
and \( xnetE \) statements.

\[ c \] The exception is the case when \( n \) is a power of 2, which produces the left and right subsections
of equal length.

\[ d \] The opposite case requires inverting the directions and arguments of all shifts and using
\( n - (r + 1) \) in place of \( r \). The general algorithm working for both cases is presented in [8].
integer $leftsubsec := A[proc\_id], rightsubsec, res := 0\_b, rightres, i, dist := 1$;  
for $i = 0$ to $b(n - 1) - 1$ do
  if $b(r, i)$ then \{rightres, rightsubsec\} := \{res, leftsubsec\};
    \{res, leftsubsec\} := shift(\{res, leftsubsec\}, dist);
  else \{rightres, rightsubsec\} := shift(\{res, leftsubsec\}, -dist);
endif;
if $b(n, i)$ then res := leftsubsec \oplus rightres endif;
leftsubsec := leftsubsec \oplus rightsubsec;
dist := dist + dist;
endfor;
if $b(n) = l(n)$ then res := leftsubsec endif;
res := res \oplus shift(leftsubsec, dist - n);

Figure 2: Recursive Combination Algorithm for Simultaneous Reduction.

binary representation of $n$, i.e., $n_i = n \& (2^{i+1} - 1)$. Likewise, let $r_i = r \& (2^{i+1} - 1)$.

At the end of for-loop on the processor $i$, the variable $leftsubsec$ stores the reduction of a subsection extending from $A[i - r_i]$ to $A[i - r_i + 2^{i+1} - 1]$, whereas a section from $A[i - r_i]$ to $A[i - r_i + n_i - 1]$ is reduced into $res$. Depending on the direction of the $shift$ operation, the right arguments of $\oplus$ operation are either copied from the previous local values or obtained by $shift$. The left arguments are obtained in a complementary way to the right arguments.

The algorithm, simplified for clarity, uses zero of operator $\oplus$ (which may not exist) and makes unnecessary operations and communication steps that can be easily eliminated by proper loop unrolling. The optimized program (not included here because of space limitation) skips all operations on $rightsubsec$ for $0 \leq i \leq l(n)$. The complexity metrics of this algorithm are: $c_o = \log_2 n + \Xi(n) \leq 2 \log_2 n$, $c_m = \lceil \log_2 n \rceil$, $c_{ch} = n - 1$ and $1 \leq c_{ms} \leq 2$. When the hops are expensive, the algorithm minimizes the communication; however, it is not scalable and generates heavy communication traffic.

3.2. Suffix-Prefix Algorithm

For this algorithm, the entire range $N$ of array $A$ is divided into $N/n$ disjoint sections, each of size $n$. The algorithm consists of two stages:

1. executing the parallel prefix algorithm on disjoint sections of the input array $A$ to obtain the result for each disjoint section in one location, and partial results for overlapping sections in the others, and
2. applying operator $\oplus$ to partial results obtained in the previous step.

The algorithm uses two auxiliary arrays, a prefix array, $P[1..N]$, and a suffix array, $S[1..N]$, defined as follows: for $k-th$ disjoint section of array $A$ extending from $kn - n + 1$ to $kn$, the arrays $P, S$ are:

$$(\forall kn - n < i \leq kn)\; P[i] = \bigoplus_{j=kn-n+1}^{i} A[j] \quad \text{and} \quad S[i] = \bigoplus_{j=1}^{kn} A[j] \quad (2)$$

6
Once the arrays \( P \) and \( S \) are known, SPR can be evaluated at the left end\(^e\) of the section as follows:

\[
res[i] = \begin{cases} 
S[i] & \text{if } i = kn - n + 1, \\
S[i] \oplus P[i + n - 1] & \text{otherwise}.
\end{cases}
\]

The above computation is inexpensive and requires a single communication shift for the distance \( n - 1 \) and a single application of the operator \( \oplus \). The cost of evaluating arrays \( P \) and \( S \) dominates the complexity of this algorithm.

**Fine-grain parallelism case.** In this case, there are \( N \) processors, each storing a single element of the input array \( A \). By using the parallel prefix algorithm shown in Figure 1 for each interval in parallel, the array \( S \) (or \( P \)) can be obtained at a cost of \( c_o = c_{cm} = \lceil \log_2 n \rceil; c_{ch} = n - 1; c_{ms} = 1 \).

If the inverse operator \( \ominus \) exists, then array \( P \) can be obtained in one step:

\[
P[i] = S[kn - n + 1] \ominus S[i + 1] \quad \text{for } kn - n < i < kn
\]

The value of \( S[kn - n + 1] \) can be broadcast to section \( k \) in \( \lceil \log_2 n \rceil \) communication shifts; hence, the cost metrics of this version of the algorithm are: \( c_o = \lceil \log_2 n \rceil + 2 \) and \( c_{cm} = 2 \lceil \log_2 n \rceil + 1 \). If hops are costly, the value of \( S[kn - n + 1] \) can be broadcast in \( n - 1 \) sequential shifts for a unit distance. The result can be sent to proper position in one shift of at most \( n/2 \) distance, so \( c_{ch} \leq n - 1 + n - 1 + n - 1 + n - 1 + n/2 < 7n/2 \).

When the inverse operator does not exist (e.g., the operator \( \ominus \) is maximum or minimum), array \( P \) can be obtained by another application of the parallel prefix algorithm over \( n - 1 \) elements and in the opposite direction than the one producing \( S \), as shown in Figure 3. Therefore the complexity of the algorithm in this case is \( c_o = c_{cm} < 2 \lceil \log_2 n \rceil + 1 \), and \( c_{ch} < 7n/2 \). However, during the execution of the parallel prefix algorithm, some processors are idle and some partial results are already prefixes for some elements. Hence, the PRAM implementation can take advantage of this observation to produce both \( P \) and \( S \) in just \( \lceil \log_2 n \rceil \) steps.

\(^e\) Right-end placement of the result can be achieved by switching \( P \) and \( S \) in their roles, i.e., by using the expression \( P[i] \oplus S[i - n + 1] \). Hence, the placement of the result at the given offset can always be achieved by a single shift for the distance of at most \( n/2 \).
Shown in Figure 4 is the parallel prefix algorithm for the creation of array $S$ that also generates all the prefixes needed for array $P$ (prefixes needed for $P$ are enclosed in the bold boxes). It can be shown that all prefixes of the form $(1..2^i)$ are byproducts of the suffix generation on processor 1. In step $i > 1$, there are $2^{i-1}$ processors idle, numbered from $n - 2^{i-1} + 1$ to $n$. They can be used to evaluate all prefixes from $(1..2^{i-1} + 1)$ to $(1..2^i - 1)$ as shown in Figure 4. The same processing can be used in each disjoint section.

**Scalable case.** In this case, we assume that the number of processors $P$ is not greater than $N/n$; hence, each disjoint section has at most one processor allocated to itself. For simplicity, we consider the case when $k = N/(nP)$ is an integer. If a section is assigned to a single processor, then arrays $P$ and $S$ can be computed in $2n - 2$ operations without involving any communication. Each processor just needs to communicate the single boundary section, so the complexity of the algorithm is: $c_o = 3k(n - 1) \approx 3N/P$; $c_{cm} = 1$; $c_{ch} = 1$; $c_{ms} = n$. The work (without communication) done by all processors is nearly constant and is about $3N$. Only when the inverse operation exists, can a single processor execute a smaller number of steps than the work of parallel processors$^\dagger$. When the communication cost is included, the work becomes dependent on the number of processors and is about $3N + P * \text{latency}$. Similar analysis for cases when there are $1 < p < n$ processors assigned to each section shows that the computational work stays the same and the communication work is proportional to $p$.

3.3. **In Pursuit of the Asymptotic Minimum**

An interesting open problem, that is equivalent to a more than hundred years old problem [9], can be defined as follows:

$^\dagger$With the inverse operation, a single processor can evaluate all prefixes $P[1..N]$ over the entire range of data $N$ and then find the result for $i > n$ as $res[i] = P[i] \cap P[i-n]$, hence executing only $2N - n$ operations. However, when the reductions perform arithmetic operations on floating-point numbers, such an algorithm will introduce large rounding errors for larger values of $N$ which makes it impractical.
Given the interval of an arbitrary size \( n \), find the minimum operation count for simultaneous parallel reduction.

In this section, we briefly discuss two algorithms, decomposition and factorization, that approach this minimum. A more detailed description of these algorithms is given in [8].

The decomposition algorithm is based on factoring out bit patterns in the binary representation of the interval length \( n \). Let \( d_o(n) \) be the operation count (i.e., the number of binary reduction operation steps) for the decomposition algorithm operating on the interval of size \( n \). Let \( q \leq \log_2 n \) be an integer selected by the algorithm designer. The algorithm factors out bit patterns of increasing length: \( 2^1, 2^2, \ldots, 2^q \) first from the binary representation of \( n = n_1^{(0)} \) and next from the created quotients \( n_j^{(i)} \). Patterns of length \( 2^i \) are denoted \( p_1^{(i)}, p_2^{(i)}, \ldots \), etc. In the \( i \)-th step, all quotients \( n_1^{(i-1)}, n_2^{(i-1)}, \ldots \), are decomposed by factoring all patterns of length \( 2^i \) out and in the process creating quotients \( n_1^{(i)}, n_2^{(i)}, \ldots \).

In [8] we established by induction the following two properties of such decomposition, valid at each level of decomposition \( i \geq 1 \): (i) there are exactly three non-zero patterns to be factored out from each quotient; namely: \( p_1^{(i)} = 1, p_2^{(i)} = 2^{2^i-1} \) and \( p_3^{(i)} = 2^{2^i-1} + 1 \), (ii) for each quotient \( n_j^{(i)} \), if \( b(n_j^{(i)}, k) = 1 \) then \( k = m 2^i + 1 \) for some integer \( m \).

These two properties imply that the number \( n \) will be decomposed into the following sum of products of factors and quotients:

\[
n = \sum_{1 \leq j_1, j_2, \ldots, j_q \leq 3} n_1^{(q)} \prod_{k=1}^{q} p_{j_k}^{(k)} \quad \text{where} \quad t = \sum_{k=0}^{q} 3^{q-1} j_q
\]

The decomposition algorithm combines in parallel all quotients and then all patterns using the recursive combination algorithm from Section 3.1. The final step is to combine obtained products. Putting together all the needed operations yields:

\[
d_o(n) < \log_2 n + \frac{\log_2 n}{2^q} + 2^q + q(1 + \log_2 3)
\]

Let’s consider, for example, the interval size \( n = 15 \), i.e., in binary notation, \( n = (1111)_2 \), so \( h(n) = 3, \overline{h}(n) = 4 \). The recursive combination algorithm presented in Section 3.1 will require \( h(n) + \overline{h}(n) = 6 \) parallel operation steps, three steps to build recursively \( 2^3 \) subsections and another three to combine partial results into the final result. However, there is one pattern of length two (repeated two times) in the binary representation of \( n \), so \( n = (1)_2(11)_2(0101)_2 \). Two steps are needed to create the first pattern and another three for the second pattern (to combine recursively subtrees of size three into the result). Altogether, just five steps are required by the decomposition algorithm. The different evaluation subtrees of the two algorithms discussed above are shown in Figure 5.

We have shown in [8] that to minimize \( d_o(n) \) for the given \( n \) it is necessary to select \( q \approx \frac{\log_3 \log_2 n}{2} \), and the corresponding number of operations is about \( \log_2 n + \)
Figure 5: Subtrees for Recursive Combination vs. Decomposition and Factorization (the last two algorithms produce the same subtrees for this example) for $n = 15$. Sizes of subtrees in leftsubsec, res are shown for each ⊕ operation step.

$$2 \sqrt{\log_2 n}.$$ The same approach applied to the cost of execution on uniform latency machines yields: $q \approx \log_{12} \log_2 n - \log_{12}(2/3)$ for which the corresponding cost is

$$d(n) \approx 2(\log_2 n + \frac{2}{3}(\frac{3}{2} \log_2 n/2)^c) \text{ where } c = \log_{12} 6 \approx 0.721057\ldots$$

Similar analysis of the hop count (see [8] for details) provides the results shown in Table 2.

A more efficient decomposition scheme is used in the following factorization algorithm. Let $c(n)$ be the message and operation count of this algorithm and $s(n)$ the largest subtree of the size of the power of two constructed during evaluation. For each interval size $n$, this algorithm selects the most efficient method of obtaining the result from the following three:

1. recursive combination for $n$; in this case $s(n) = h(n),$

2. composition of subtrees $n_1, n_2,$ where $n = n_1 n_2$; i.e., building first subtrees of size $n_1$ and then combining $n_2$ results; here $s(n) = s(n_1),$

3. additive combination of subtrees $n_1, n_2,$ where $n = n_1 + n_2$; i.e., building a subtree $n_1$ and $n_2$ separately, except for sharing of $\min(s(n_1), s(n_2))$ steps; in this case $s(n) = \max(s(n_1), s(n_2)).$

The recursive combination is a special case of the additive combination in which terms $n_1, n_2$ are restricted to powers of two. For the previously considered example

---

$^g$Knuth [9] discusses the first two as a part of the so-called factor method.
<table>
<thead>
<tr>
<th>$n$</th>
<th>$\log_2 n$</th>
<th>$\max_{k \leq n} c(k)$</th>
<th>$k$</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>3</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>64</td>
<td>6</td>
<td>8</td>
<td>43</td>
</tr>
<tr>
<td>512</td>
<td>9</td>
<td>13</td>
<td>479</td>
</tr>
<tr>
<td>4096</td>
<td>12</td>
<td>16</td>
<td>2399</td>
</tr>
<tr>
<td>32768</td>
<td>15</td>
<td>20</td>
<td>21407</td>
</tr>
</tbody>
</table>

Table 1: Operation and Message Counts for the Algorithm Based on Factoring.

of $n = 15$, the factorization algorithm will take advantage of the factorization $n = 3 \times 5$ and use only five steps (the evaluation subtrees are the same as for the decomposition algorithm, as shown in Figure 5). The factorization algorithm is faster than the decomposition for many $n$’s. Consider, for example, $n = 47$. The factorization algorithm will recognize that $n = 2 + 5 \times 9$, yielding an eight-step algorithm. The decomposition algorithm will extract the following patterns $n = (1)_{2}(11)_{2}(101)_{2} + (100000)_{2}(01)_{2}(0001)_{2}$; hence, it will require five steps to obtain one non-trivial quotient and another five to build non-trivial patterns; altogether ten steps. The factorization algorithm performs better because the decomposition algorithm is restricted to patterns (factors) that have length equal to some power of two. For $n = 47$, even the recursive combination will do better than decomposition because it will use $(100000)_{2} + (100)_{2} + (10)_{2} + 1$ as terms in the additive combination, yielding nine steps. The ability of the factorization algorithm to use $45 = 5 \times 9$ factorization of a subterm results in a more efficient solution.

For a given $n$, we have designed an algorithm of complexity $O(n^2)$ that determines the value of $c(n)$ and generates the program for evaluation of SPR. The maximum values of $c(n)$ yielded by this algorithm for $n \leq 2^{15}$ are shown in Table 1. The authors are not aware of any tighter upper bound for the value of $c(n)$.

4. Conclusion

Table 2 summarizes the total complexity of the presented algorithms for various architectures. All logarithms are of base 2 and UCL stands for Uniform Communication Latency. For simplicity, whenever relevant, communication latency is assumed to be 1 and the hop cost is equal to the number of data sent in the message. For each of the presented algorithms there is an architecture on which this algorithm is optimal. Complexity of such optimal algorithm is printed in bold in Table 2.

The factorization algorithm is efficient only when the parameters are known at compile time, because determining factorization is computationally expensive. With this exception, the presented algorithms could be efficiently implemented as library routines. Some applications use SPR with parameters known at compile time. In such cases, evaluation of some conditional statements at run-time can be avoided. This was the case for the ecological simulation discussed in Section 1. To avoid any conditional operations based on the interval size and the offset during run-time, we have designed a simple code generator, which inputs the given interval size and the offset, and produces object code that implements the proper algorithm.
<table>
<thead>
<tr>
<th>Architecture</th>
<th>Recursive Combination</th>
<th>Prefix-Suffix with $\odot$</th>
<th>Prefix-Suffix without $\odot$</th>
<th>Decomposition</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRAM SIMD:</td>
<td>$2\log n$</td>
<td>$\log n$</td>
<td>$\log n$</td>
<td>$\log n + 2\sqrt{\log n}$</td>
</tr>
<tr>
<td>UCL</td>
<td>$3\log n$</td>
<td>$3\log n$</td>
<td>$4\log n$</td>
<td>$2\log n + 1.78(\log n)^{0.72}$</td>
</tr>
<tr>
<td>Hypercube</td>
<td>$\log^2 n$</td>
<td>$\log^2 n/2$</td>
<td>$\log^2 n$</td>
<td>$3\log^2 n$</td>
</tr>
<tr>
<td>Mesh</td>
<td>$n$</td>
<td>$7n/2$</td>
<td>$7n/2$</td>
<td>$5n/3$</td>
</tr>
</tbody>
</table>

Table 2: Complexity of the Algorithms on Different Architectures.

for these parameters.

Future research on improvements of the decomposition algorithm is needed to provide tighter bounds on the minimum operation count for SPR.

Acknowledgment. Thanks are due to the anonymous reviewers for their helpful comments on the earlier version of this paper. This work was partially supported by the NSF grant BIR-9320264 and by a grant from IBM Corporation. The contents of this entry do not necessarily reflect the position or policy of the U.S. Government—no official endorsement should be inferred or implied.

References